Note: it’s recommended to follow this VHDL tutorial series in order, starting with the first tutorial. Follow the full series here. In the previous Verilog Tutorial – 14, we learned how to design circuits for a 1×8 demultiplexer and an 8×1 multiplexer in Verilog. In this tutorial, we’ll: Write a Verilog program to build a clocked SR latch…